ARPC based heterogeneous multi-core platform suitable for an embedded system

Atsuhiro Suga
FUJITSU LABORATORIES LIMITED
Processor Solution Development Laboratories,
System LSI Development Laboratories

Embedded multi-core programming model



Fujitsu embedded multi-core platform



Sequence chart of ARPC programming



Delivery of pointer data

FUJITSU

Common memory region

```
foo_start(&handle, X, &P);

…                          } Inhibit access to P

Y=foo_wait(&handle);
```



Local memory region

```
move_start(&handle1,
           &P_1, &P, size);
move_wait(&handle1);
foo_start(&handle2, X, &P_1);

…

Y=foo_wait(&handle2);
move_start(&handle1,
           &P, &P_1, size);
move_wait(&handle1);
```





Program development flow

FUJITSU



System block diagram



IPC: Inter-Processor Communication

Communication flow



Examples of ARPC program



Summary

- We propose an ARPC based programming environment with load balancing technology as an embedded multi-core processor programming technology

  - We show API description and programming behavior.

  - We show demonstration in case of FR-V processor.

ARPC based multi-core programming and Load balancing technology implement easy migration from single to embedded multi-core



THE POSSIBILITIES ARE INFINITE