


ARPC based heterogeneous multi-core platform suitable for an embedded system

Atsuhiro Suga
FUJITSU LABORATORIES LIMITED
Processor Solution Development Laboratories,
System LSI Development Laboratories

Copyright 2008 FUJITSU LABORATORIES LTD. All rights reserved.


Embedded multi-core programming model

Single-core platform




Multi-core platform


Easy scalability to support a number of cores



The reusability of single-core software resources has been maximized



Sequence chart of ARPC programming




Delivery of pointer data

FUJITSU

Common memory region

```
foo_start(&handle, X, &P);
...
Y=foo_wait(&handle);
```


Inhibit access to P



Local memory region

```
move_start(&handle1,
           &P_1, &P, size);
move_wait(&handle1);
foo_start(&handle2, X, &P_1);

...
Y=foo_wait(&handle2);
move_start(&handle1,
           &P, &P_1, size);
move_wait(&handle1);
```




4

Copyright 2008 FUJITSU LABORATORIES LTD. All rights reserved.

Program development flow

FUJITSU




5

Copyright 2008 FUJITSU LABORATORIES LTD. All rights reserved.

System block diagram


FUJITSU



IPC: Inter-Processor Communication


Communication flow

FUJITSU



Examples of ARPC program

FUJITSU



8


Copyright 2008 FUJITSU LABORATORIES LTD. All rights reserved.

Summary

FUJITSU

- We propose an ARPC based programming environment with load balancing technology as an embedded multi-core processor programming technology
 - We show API description and programming behavior.
 - We show demonstration in case of FR-V processor.

ARPC based multi-core programming and Load balancing technology implement easy migration from single to embedded multi-core



THE POSSIBILITIES ARE INFINITE